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 Spread spectrum (SS) communications have attracted interest because of 
their channel attenuation immunity and low intercept potential. Apart from 
some extra features such as basic transceiver structures, chaotic 
communication would be the analog alternative to digital SS systems. 
Differential chaos shift keying (DCSK) systems, non-periodic and random 
characteristics among chaos carriers as well as their interaction with soft data 
are designed based on low-density parity-check (LDPC) codes in this brief. 
Because of simple structure, and glorious ability to correct errors. Using the 
Xilinx kintex7 FPGA development kit, we investigate the hardware performance 
and resource requirement tendencies of the DCSK communication system based 
on LDPC decoding algorithms (Prob. Domain, Log Domain and Min-Sum) 
over AWGN channel. The results indicate that the proposed system model 
has substantial improvements in the performance of the bit error rate (BER) 
and the real-time process. The Min-Sum decoder has relatively fewer FPGA 
resources than the other decoders. The implemented system will achieve 10-4 
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Being wide-band, chaotic signals are well suited for communication with the spread-spectrum [1]. 
Among the proposed digital schemes, the most comprehensive research was on chaos shift keying (CSK) and 
differential CSK (DCSK) [2]. The former was originally introduced for such a coherent implementation [3], 
requiring synchronized replicas of the chaotic base functions at the receiver. This requirement has still not 
been proved practical, though. On the other hand, the DCSK scheme represents a rather more robust non-
coherent scheme [4] in which the receiver does not need the exact information of chaotic basis functions. 
Rather the two signal samples were correlated as well as the result of the correlation is compared with a 
threshold. The performance of digital communication systems based on chaos under an additive white 
gaussian noise (AWGN) environment has been studied thoroughly [5]-[8].  
Low-density parity-check (LDPC) is one of the most effective techniques amongst the error 
correction codes. LDPC codes have gained a lot of attention recently since they can achieve exceptional 
performance close to the Shannon limit over the binary symmetric channel (BSC) and also the additive white 
gaussian noise (AWGN) channel [9]. Decoding an LDPC code allows for a high degree of parallelism, 
making it ideally suited for high data rate applications including wide-band wireless multimedia 
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communications and magnetic storage systems. The parity check matrix's low-density nature thus contributes 
to both great distance properties and the relatively low complexity of its decoding algorithm [10], [11]. 
Moreover, the excessive noise derives from a wide scale of mobile communication, the bit error rate 
(BER) is acceptable in modern communication with an even more high-speed data rate. Hence, support for 
the DCSK communication system through LDPC codes becomes essential to mitigate the high error [12]. 
The field programmable gate array (FPGA) is used to evaluate a system that included each DCSK and LDPC 
codes in a real-time environment. Gallager 's suggested basic decoding algorithm for LDPC codes in 1962 was 
soft decisions such as the sum-product algorithm (SPA) and hard decision such as the bit flipping (BF) [13]. SPA 
requires more steps to addition and multiplication which enables implementation in the case of real-time 
implementation with FPGA due to the simplicity of this operation. A crucial trade-off between 'complexity' 
and 'efficiency' is needed in iterative decoding. In this paper, we propose a model of a communication system 
including a DCSK as a modulation technique supported by three SPA (Prob. Domain, Log Domain and Min-
Sum which is designed to reduce hardware complexity) to improve the system performance. The proposed 
system will be implemented using an FPGA Kintex 7 development kit integrated with Vivado 2017.4 software. 
 
 
2. DCSK WITH LDPC ENCODED COMMUNICATION SYSTEM 
The proposed system diagram is shown in Figure 1 that included a binary data source that will be 
encoded through the LDPC block with a code rate of 0.5. The codeword is sent to a DCSK modulator that 
uses a chaotic carrier for spread the digital signal across a wide frequency band to achieve a modulated signal 
with such a spreading factor value equal to 16. AWGN noise is indicated with the modulated signal which is 
mostly used for the experimental applications for simplicity. Non-coherent demodulation will then be adapted 





Figure 1. Block diagram of the system model 
 
 
3. HARDWARE COMMUNICATION SYSTEM DESIGN 
As mentioned in section 2 the system consists of three main parts: transmitter, channel and receiver. 
A transmitter section is established by the subsequent, Logistic-map as input chaotic data generator, LDPC 
encoder by using the systematic form of H matrix and computing the parity check equation for each row of 
this matrix and DCSK modulator. The receiver is established by the subsequent, AWGN noise, DCSK de-
modulator and LDPC decoder with three types of decoder algorithms such as; Prob. Domain, Log Domain 
and Min-Sum algorithms. The system model will be implemented using Xilinx SG as shown in Figure 2, 
each block is designed with specific parameters to match the overall system implementation as will be 
explained in detail individually. It is worth to mention that all the three decoder algorithms have the same 
design architecture except the part deal with decoder block. 
 
3.1.  LDPC encoder  
The Bernoulli random binary number generated message word with a length of k=10 was fed to the 
LDPC block through gateway block to obtain a code word with a length of n=20 at the output of a certain 
block. There is a serial to parallel block within the LDPC encoder block shown in Figure 3 which will be used 
to convert a group of samples serially presented at the input to single samples present at the output is shown in 
Figure 4. In this paper, we have 𝑘 = 10 as mentioned previously represented by 𝐶1 − 𝐶10 in (1) while  
 𝐶11 − 𝐶20represented the redundancy bits (𝑟 =  𝑛 − 𝑘) [14]. 
 
𝑆𝑖 =  [𝐶1𝐶2𝐶3𝐶4𝐶5𝐶6𝐶7𝐶8𝐶9𝐶10𝐶11𝐶12𝐶13𝐶14𝐶15𝐶16𝐶17𝐶18𝐶19𝐶20]
𝑇 (1) 
 
The parity bits are incorporated using (2) and (3) which reflect the first and second parity bits 
corresponds respectively to first and second rows of the (4) matrix. The remaining parity is generated in a 
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same method that the rest of such matrix rows represent [15]. Figure 5 illustrates the hardware 
implementation of these equations that are implemented using 10 XOR gates to generate 10 parity check bits, 
based on the input message. 
 
𝑐11 = 𝑐3 ⊕ 𝑐6 ⊕ 𝑐9 (2) 
 
𝑐12 = 𝑐5 ⊕ 𝑐6 ⊕ 𝑐7 ⊕ 𝑐8 (3) 
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Now, the 20-bit code-word is supplied to concat block, concatenating two or more bits of inputs to 
get a symbol of these bits in the output. Eventually, the parallel to serial block induces the code word as 
output block. So that each sample provided in this block's input became multiple samples displayed serially 










Figure 3. LDPC encoder 
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Figure 5. The hardware of encoder 
 
 
3.2.  DCSK modulator 
The code-word generated by LDPC was fed to a Xilinx SG DCSK modulator designed. Throughout 
the DCSK modulator, each bit Si is expressed by 2 sets of β-period chaotic signal samples where 2β refers to 
the spreading factor with such an integer number. The first and the second sets respectively represented the 
segment of reference and the segment of data. Samples from the data segment are equal to the reference 
segment for transmission +1, and an inverted variant of a reference segment is being used for transmission of 
bit -1. The transmitter ek 's output during the ith bit period is [16]-[18]. Figure 6 Shows the Xilinx SG block of 
DCSK modulation system with 𝛽 equal to 8. 
 
𝑒𝑘 = {
𝑋𝑘                 𝐹𝑜𝑟 1 < 𝐾 ≤ 𝛽
𝑆𝑖𝑋𝐾−𝛽          𝐹𝑜𝑟 𝛽 < 𝐾 ≤ 2𝛽
 (5) 
 
Both Chaos generator and mapping blocks are shown respectively in Figures 7 and 8. Chebyshev 
polynomial function (CPF) of order two as in (6) is selected as a chaotic generator with such an initial 
condition value of 0.1 to be implemented simply using a multiplexer, multiplier and adder blocks: 
                ISSN: 2088-8708 
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𝑋𝐾+1  =  1 −  2𝑋𝐾
2 (6) 
 
The mapping block consists of a ROM to indicate either input {0} or input {1} according to the initial ROM 
vector value [-1, 1]. Delay was connected so the ROM block enabling pin can mask all serial bits before they 










Figure 7. The chaos-generator block 
 
Figure 8. Mapping {+1,-1} block 
 
 
3.3.  Channel 
If the modulated signal is transmitted over a channel, noise in the channel represented by additive 
white gaussian noise (AWGN), 𝑛𝑘, can corrupt it. Such noise characterized by a wide frequency spectrum, 
which is statistically random radio noise. The hardware-implemented for these channels is illustrated with 





Figure 9. AWGN channel block 
 
 
3.4.  DCSK demodulation 
To convert the 16 serial to parallel samples, the obtained signal 𝑟𝑘 passes to an S2P block to de-
spread within a single bit. Figure 10 illustrates the details of the Xilinx SG S2P block consisting of 16 latches 
and its corresponding delay blocks. S2P 's 16 output samples are linked to a correlator, in which the reference 
samples as well as the corresponding information samples were correlated using multipliers. ith correlator 
output is the variable ith decision, Di [19]. 
 
𝐷𝑖 = ∑ 𝑟𝑘  𝑟𝑘+𝛽
𝛽
𝑘=1  (7) 
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The ith bit is demodulated using a zero threshold, measuring the sign of the final correlator output. The DCSK 










Figure 11. Xilinx SG DCSK demodulator block 
 
 
3.5.  Decoders 
Prob. Domain, Log Domain and Min-Sum algorithms represent a type of soft decision algorithms 
and it works by passing messages between the CNs and the variable nodes (VNs). It is used to correct the 
received bits to obtain 10-bit symbols which will represent the original signal after the decoding process. The 
demodulated bits are firstly fed to the S2P converter block to match each other within SG blocks. The S2P 
will be used to convert the 20-stream of bits to parallel bits to be initialized. In general, these algorithms 
perform in main three steps. 
− Initialization  
− Horizontal Step  
− Vertical Step and Decoding/Estimation 
The step details for each type of these algorithms will be described with a zoom-in view below. 
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3.5.1. Prob. domain decoder 
Initialization: In the initialization step the value of P(1)= 𝑀𝑖𝑗𝑚,𝑛(1) and P(0)= 𝑀𝑖𝑗𝑚,𝑛(0) is obtained 
from (9) & (10) which represents the message that will be sent from the VN n to CN m. Each one of the messages 









𝑃𝑛(0) = 1 − 𝑃𝑛(1) (9) 
 
Where 𝑃𝑛(1)and 𝑃𝑛(0) are the posterior probabilities and their values can be found based on the received 
signal, also N0 representing noise variance. 
Horizontal step: The horizontal step calculation is created depending on the number of 1s over all 
columns of ten rows throughout the 𝐻 matrix (11)-(13).  
 
𝑑𝐹𝑗𝑖 = ∏ (𝑀𝑖𝑗𝑚,𝑛′(0) − 𝑀𝑖𝑗𝑚,𝑛′(1))𝑛∈𝐵𝑚 ,𝑛′≠𝑛  (10) 
 
𝐹𝑗𝑖𝑚,𝑛(0) = 1/2(1 + 𝑑𝐹𝑗𝑖) (11) 
 
𝐹𝑗𝑖𝑚,𝑛(1) = 1/2(1 − 𝑑𝐹𝑗𝑖) (12) 
 
These variable node has been designed by using the basic add-sub and mult Xilinx SG blocks to evaluate 
the 𝑑𝐹𝑗𝑖 by taking the product of subtraction 𝑀𝑖𝑗𝑚,𝑛′(1) also 𝑀𝑖𝑗𝑚,𝑛′(0) excluding bit 𝑛′, 𝐹𝑗𝑖𝑚,𝑛(0) as well 
as 𝐹𝑗𝑖𝑚,𝑛(1) which representing the probability which check m can be designed easily by using add-sub to 
add or sub one from 𝑑𝐹𝑗𝑖 value then mux the results by 0.5 using Xilinx SG block. Figures 12 and 13 










Figure 13. Details of the blocks (1) of the first row 
Int J Elec & Comp Eng  ISSN: 2088-8708  
 
FPGA implementation of LDPC soft-decision decoders based DCSK for spread … (Fadhil S. Hasan) 
4801 
Vertical step: This step's calculations are measured by the number of 1s for each row of such 
Twenty columns as in 𝐻 matrix consistent with the (13) and (14). 
 
𝑘𝑖𝑛(0) = 𝑃𝑛(0).∏ 𝐹𝑖𝑗𝑚,𝑛
𝑚
𝑚=1 (0) (13) 
 
𝑘𝑖𝑛(1) = 𝑃𝑛(1).∏ 𝐹𝑖𝑗𝑚,𝑛
𝑚
𝑚=1 (1) (14) 
 
Where kin(0) and kin(1) are scales factors which are implemented using Mult Xilinx SG blocks. Also, a 
decision for each bit is made according to (15). 
 
𝑣ℎ𝑎𝑡 = {
1, Qin(1) >  Qin(0)
0, Qin(1) ≤  Qin(0).
 (15) 
 





Figure 14. Vertical step (column 12) 
 
 
3.5.2. Log domain algorithm 
Initialization: In Log Domain decoder the log-likelihood ratio (LLR) of prior (which represents the 
receiving messages from the channel) and posterior (which represents the medial messages moved between 








𝑎𝑙𝑝ℎ𝑎𝑚,𝑛 = 𝑠𝑖𝑔𝑛 (𝐿𝑐𝑖𝑛) (17) 
 
𝑏𝑒𝑡𝑎𝑚,𝑛 = |𝐿𝑐𝑖𝑛| (18) 
 
This process is applied to 20 received bits 𝑟𝑥 serially. Then, the absolute value and sign value (will 
calculate the sign value whether it is positive or negative or equal to zero) will be calculated for each bit. The 
implementation of the initialization block is done by using Mult, Mux and relational Xilinx SG block. The 





Figure 15. Initialization process 
 
 
Figure 16. Details of Sign block 
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Horizontal step: The computations of the horizontal step are created depend upon the amount of 1s 
per column of ten rows throughout the 𝐻 matrix. To Computing the extrinsic messages for each set of bits 
connected to CN m by excluding the bit 𝑛′ the equation below will be used. 
 
𝑃𝑖𝑚,𝑛 = log (
𝑒𝑏𝑒𝑡𝑎𝑖𝑗𝑚,𝑛  + 1
𝑒𝑏𝑒𝑡𝑎𝑖𝑗𝑚,𝑛  − 1
 ) (19) 
 
Where  𝑃𝑖𝑛,𝑚 represents the probability that parity-check m has been achieved in the case when bit n is 
supposed to be a 1 for the LLR. Compute the summation of 𝑃𝑖𝑚,𝑛 excluding the bit n. 
 
𝑆𝑃𝑚,𝑛 = ∑   𝑃𝑖𝑚,𝑛′n∈𝐵𝑚 ,n′≠n  (20) 
 
Then compute 𝑃𝑖𝑆𝑚,𝑛: 
 
𝑃𝑖𝑆𝑚,𝑛 = log(
𝑒𝑆𝑃𝑚,𝑛  + 1
𝑒𝑆𝑃𝑖𝑚,𝑛  − 1
 ) (21) 
 
Get products of 𝑎𝑙𝑝ℎ𝑎𝑖𝑗𝑛,𝑚 excluding the bit n: 
 
𝑃𝑟𝑚,𝑛 = ∏   𝑎𝑙𝑝ℎ𝑎𝑖𝑗𝑚,𝑛′n∈𝐵𝑚 ,n′≠n   (22) 
 
Finally, compute 𝐹𝑗𝑖𝑚,𝑛 
 
𝐹𝑗𝑖𝑚,𝑛 = 𝑃𝑖𝑆𝑚,𝑛 × 𝑃𝑟𝑚,𝑛 (23) 
 
To reduce the complexity of Xilinx SG design related to the logarithm (log) process in (19), a look-
up table is proposed by taking the values of rx and applying (19) as shown in Table 1. Figure 17 shows the 
details of the Xilinx SG design for the Pi calculation according to (19) for each bit equal to one. 
 
 
Table 1. Look-up table for the values of Pi 
Value of betaij Value of Pi 
0 ≤ rx < 0.5 0 
0.5 ≤ rx < 1 1.4068 
1 ≤ rx < 1.5 0.77194 
1.5 ≤ rx < 2 0.45389 
2.5 ≤ rx < 3 0.27234 
3 ≤ rx < 3.5……. Continue 0.164540 





Figure 17. The Pi  process block of Xilinx SG 
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For example, the Xilinx SG design for the first row will be implemented by using Mult and Add-Sub 
block according to (20)-(23) as illustrated in Figure 18. The details for each one of the blocks in Figure 18 can be 
declared in Figures 19-21. Furthermore, to reduce the complexity of Xilinx SG design related to the 





Figure 18. Horizontal step for the first row 
 
 










Figure 21. Pr block details 
Table 2. The value of PiS 
Values of SP Values of PiS 
1 ≤ SP ≤ 2.999 0.4195 
3 ≤ SP ≤ 5 0.0465 
5.5 ≤ SP ≤ 9 0.0025 
0.1≤ SP ≤ 0.9999 1.5731 
0.01 ≤ SP ≤ 0.0999 3.3603 
0.001 ≤ SP <  0.009999 6.1532 
0.0001 ≤ SP ≤ 0.0009999 7.9917 
0.00001 ≤ SP ≤ 0.00009999 10.7583 
0.000001 ≤ SP ≤  0.000009999 12.2428 
0.0000001 ≤ SP ≤ 0.0000009999 15.3635 
0.00000001 ≤ SP ≤ 0.00000009999 16.6158 
0.000000001 ≤ SP ≤ 0.000000009999 19.9684 
0.0000000001 ≤ SP ≤ 0.0000000009999 21.4741 
0.00000000001 ≤ SP ≤ 0.00000000009999 23.1070 
0.000000000001 ≤ SP ≤ 0.000000000009999 26.8764 
Else 28.8261 
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Vertical step: This step's calculations are based on the number of 1s in all rows of the twenty 
columns in 𝐻 matrix throughout the (24), (25). 
 
𝐿𝑄𝑖 =  𝐿𝑐𝑖𝑛 + ∑  𝐹𝑗𝑖𝑚,𝑛𝑚∈𝐴𝑛  (24) 
 
𝑣ℎ𝑎𝑡 = {
1,    𝐿𝑄𝑖 < 0
0,    𝐿𝑄𝑖 ≥ 0.
 (25) 
 
Where  𝐿𝑄𝑖  represent the collective log-likelihood ratio for n’
th digit. Also, a 𝐿𝑄𝑖 decision is made according 
to (25) for each bit. The design model is implemented using Xilinx SG blocks (Add-Sub, Mux, and 
Relational Xilinx blocks) to manage the value of the variable node. The details for the Xilinx SG block of the 





Figure 22. Vertical step blocks of column 12 
 
 
3.5.3. Min-sum algorithm 
The receiver side of the Min-Sum algorithm is very similar to the Log Domain algorithm except for 
the initialization process and horizontal step. It’s implemented by replacing the implementation of (19)-(23) 
that belongs to the Log Domain initialization and horizontal step block by (26)-(29) respectively [22-24]. 
 
𝐿𝑐𝑖𝑛 = − 𝑟𝑥 (26) 
 
𝐴𝑖𝑚,𝑛 = 𝑚𝑖𝑛𝑛∈𝐵𝑚 ,𝑛′≠𝑛(𝑏𝑒𝑡𝑎𝑖𝑗𝑚,𝑛′) (27) 
 
𝑃𝑟𝑚,𝑛 = ∏   𝑎𝑙𝑝ℎ𝑎𝑖𝑗𝑚,𝑛′n∈𝐵𝑚 ,n′≠n   (28) 
 
𝐹𝑗𝑖𝑚,𝑛 =  𝐴𝑚,𝑛 × 𝑃𝑟𝑚,𝑛 (29) 
 
This process is implemented using Xilinx SG blocks (Multi, Mux, and Relational Xilinx blocks) to manage the 
value of the variable node as illustrated. The details are illustrated in Figures 23-28. 
 
3.6.  Down sample  
Finally, the fully flexible LDPC decoder design output bits were connected to down-sample block 
from Xilinx SG blocks with a sampling rate equal to 320 which is used to control the rate of the output signal 
at the receiver. These bits from the output of the down-sample blocks will be converted from parallel bit to 
stream bits after passing through concat and P2S blocks respectively to get the information data as seen in 
Figure 29. Once the Simulink models are developed for the proposed system, the VHDL code can be 





Figure 23. Initialization process (Lic) 
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Figure 24. Horizontal step process of the first row 
 
 




















Figure 29. Down samples Xilinx SG block 
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4. SIMULATION RESULTS 
The performances of codes obtained from the proposed system were measured by BER as a function 
of SNR. To complete the simulation with an optimum parameter was the No. of one in each column (wc)=3, No. 
of iteration (iter)=6, frame length (F)=100, code rate=1/2 and spreading factor (2𝛽) value used are equal to 
16. The results illustrated in Figure 30 are clear-out the comparisons between these communication systems 
with and without LDPC code.  
From previous results, it is clear that the performance of the hard decision BF decoders will be 
worse than the soft decision decoder [25]. Also, the results show that close performances are illustrated when 
using Prob. Domain, Log Domain and Min-Sum, but all give approximately the same amount of gain. The 
system needs more than 13 dB SNR to approach 10-3 BER without code. However, using soft-decision 
decoder algorithms (Prob. Domain, Log Domain and Min-Sum) will improve the performance of the 
communication system at low and high SNR. All results are summarized in Table 3 for the spreading factor 





Figure 30. Performance comparisons, with spearing factor=16 
 
 
Table 3. The summarized results of the simulation at the BER of 10-3 
Algorithms SNR (dB) 
2𝛽 16 
DCSK without LDPC 3.8 
DCSK with BF decoder 2.3 
DCSK with Prob. Domain decoder 9 
DCSK with Log Domain decoder 9 
DCSK with Min-Sum decoder 8.8 
 
 
5. FPGA SYNTHESIS RESULTS 
Tables 4 show the hardware resources devices utilization required for (Prob. Domain, Log Domain 
and Min-Sum) algorithms respectively. To measure the amount of complexity for the overall system in each 
type of soft decision decoder, Table 5 summarized the resource device utilization for each one. From all the 
comparisons it is easy to conclude that the optimum decoding algorithms in the term of complexity and 
performance are the Min-Sum algorithms due to their BER performance and suitable resource utilization. 
 
 
Table 4. Prob. Domain, Log Domain and Min-Sum resources device summary using Kintex 7 







Slice Logic Utilization 
Number of Slice Registers 3,856 3,025 3,322 407,600 
Number of slice register sites lost to control set restrictions 3,071 23,997 1,984 50,950 
Number of Slice LUTs 9,157 83,417 4,927 203,800 
Number used as logic 7,961 82,609 3,984 203,800 
Number used as Memory 1,196 808 943 64,000 
Number of LUT Flip Flop pairs used 1,515 1,173 1,259 203,800 
Number of bonded IOBs 3 3 3 500 
Number of RAMB8BWERs 4.5 4.5 4.5 445 
Number of BUFG/BUFGMUXs 1 1 1 32 
Number of DSP48A1s 539 227 189 840 
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Table 5. Resource device comparison 
Devices Utilization Algorithms 
Prob. Domain Log Domain Min-Sum 
Slice register 3,856 3,025 3,322 
LUT slice 9.157 83,417 4,927 
DSP 539 227 189 
Max-Delay (ns) 9,558 6,612 7,561 
 
 
Figure 31 shows the Xilinx SG simulation test result among the Bernoulli binary transmitted signal 
and the received signal where all type of decoders is to record the original signal with 960 ns delay. The 
hardware Co-Simulation results of the user data information and recovered information for the proposed 
algorithms are shown in Figure 32 respectively where there is a delay due to the operation of the extraction 





Figure 31. The simulated result of data recovery signal processing of Log Domain, Prob. Domain and Min-
Sum decoder algorithms 
 
 
   
 
Figure 32. Prop Domain, Log Domain and Min-Sum hardware Co-simulation implementation result 
 
 
6. CONCLUSION  
In this work, the DCSK communication system has been developed with LDPC codes by using 
Prob. Domain, Log Domain and Min-Sum decoding algorithms and implementation have been done on the 
Kintex 7 FPGA development kit using Xilinx SG tools. The simulation results show that Min-Sum is 
outperformed from other decoders were achieved 8.8 dB improvement gain while when using Prob. Domain 
and Log Domain the improvement gain is approximately the same amount as 9 dB for the 16 Spreading 
factors. With FPGA the results show that the Prob. Domain algorithm has the highest complexity in term of 
the resources utilization where its consumed 1% of the slice registers, 64% of DSP and 4% of LUT while 
Log Domain has consumed 3% of the slice registers, 27% of DSP and 41% of LUT. The consumption of the 
Min-Sum algorithm was 1% of the slice registers, 23% of DSP and 2% of LUT which means that the 
optimum decoding algorithms are the Min-Sum algorithm due to its BER performance and suitable resource 
utilization. The implementation of hardware confirms that the proposed system is suitable for future 
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